A novel approach to evaluation of hardware and software testability, represented in the form of register transfer graph, is proposed. Instances of making of software graph models for their subsequent testing and diagnosis are shown.
Introduction
There are technologies of hardware testing and testable design, which enable to solve the problem of SoC service effectively [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . On the other hand, there are not effective models and methods of the given problem solving on the electronic technology market.
To realize testable design and diagnosis of SoC software components the universal model of software components representation in the form of register transfer and control graph is developed. An algorithm of software diagnosis is proposed. An instance of software diagnosis technology utilization is considered.
The research aim is adaptation of the hardware testing methods to the service of SoC software components.
The research problems: 1) Adaptation of ThatteAbraham-Sharshunov register transfer model [4, 5] to the solving of software testing problem; 2) Application of the model for faulty statements diagnosis on basis of use the fault detection table.
Software diagnosis technology
At development of large size software verification of development project on the correctness of statements is urgent problem. Complex software includes great many branches and verification of software on every logical path is rather complex problem. A method of faulty statements (errors or faults) searching for software that is based on representation of software algorithm in the form of graph structure for subsequent test generation and fault diagnosis is considered below on an example. Lets it is necessary to verify the software that realizes computation of the following sum of functions: (Fig. 1) ; graph points are points of information monitoring (registers, variables, memory), which are used for forming of assertions too.
Fig. 1. Register transfer graph
A number of test points in the graph (registers, variables, memory) should be adequate to diagnose of given resolution. Otherwise it is necessary to carry out the analysis of register transfer graph testability for software and to determine the minimal additional quantity of observation lines for forming of assertions, which enable to detect faulty modules with given diagnosis resolution. Every rib (see Fig. 1 ) is marked by an arithmetic operation set: {1} -summation; {2} -multiplication; {3} -subtraction; {4} -division; {5} -obtainment of trigonometric sine. In a case when there is a branch in a program a number of outgoing ribs from a point is equal to quantity of adjacent sinks that is formed by branch statements in respective part of a program.
Thus, for the code fragment of the instance: if (x<2) f=x+3; else if ((x>=2) && (x<12)) f=2*x-3; else f=-3*x+7; there are three ribs, outgoing from the point X. Computational results ), but all of them correspond to the same part of the program code. So, faultless execution an operation on a rib eliminates a fault on other three ones. On next stages of software diagnosis these objects are merged to 6 I . The result are checked in the final point Y.
The method of software algorithm representation by graph structure enables to show all possible variants of software execution, as well as to simplify realization of next diagnosis stage of software and forming of minimal test.
2. Test synthesis and analysis. A set of ribs are written in the form of disjunctive normal form (DNF), where every term is one-dimensional path from input port to output, which covers a subset of internal lines:
. In the aggregate one-dimensional paths, represented in DNF, cover all possible transactions -graph points and ribs. An aggregate of code fragments or statements (activation instructions), written by disjunction, is brought to conformity with every rib. For instance, the path X14Y activates execution of operations on ribs 
Subsequent DNF transformation consists of removal of brackets to obtain complete test that enables to check transactions in a graph, which cover all points and ribs in various combinations:
The obtained test is redundant; it is not always acceptable for large size software, because of there is large quantity of test patterns. So, the ability to create minimal length test of given resolution is very important. Such test is formed by solving of the covering problem of all graph points and ribs and activation of code fragments sets. When testing it is supposed that hardware components, used in the software are faultless.
3. Fault detection table making. Fault detection table is oriented on verification of code fragments sets on ribs, which form data activation paths to the observation points (graph points). In compliance with comparison of experimental data of tested software and expected responses the output response vector V is formed. In a case of result failure on an observed line the respective coordinate of the vector V takes on a value "1" for the test pattern under consideration. The V  I  I  I  I  I  I  I  I  I  I  I  I  I  T   61  55  52  51  45  44  41  32  31  23  22  11  j   i The symbolic notation I jk means execution of a statement that is on the rib I j and has index k. For instance, 22 I means execution of statement sequence of the rib 2 I at activation of the path X2Y and production operation that corresponds to the fragment of source program code:
else if ((x>=2) && (x<12)) f=2*x-3; The diagnosis resolution for the test at the value of vector V = (0100) is determined by three possible faults: (141) and (151). Every of them has own position in a column. All possible executable operations, which are designated ik I , where j -rib identifier in a graph, k -statement that transforms data on j-th rib, is distinguished across. The graph path to which a term under consideration is applied is considered. For instance, term (141) is applied to first test pattern that activates the path X14Y. The extended fault detection table is: V  I  I  I  I  I  I  I  I  I  I  I  I  I  \  T   2   1   2   2   1   1   61  55  52  51  45  44  41  32  31  23  22  11  i  i Every term number means execution of a statement on respective graph rib. First nimber "1" provides activation of the statement {1} 1 I , so opposite respective column "1" is put. Column values of the extended fault detection table are moved from the FDT of code fragments that is defined on complete generalized test. But coordinate value is written for every test term. Extended fault detection table enable to show the results of every test pattern execution and to simplify the fault detection procedure with given resolution.
4. Diagnosis. In compliance with numbers of "1' in the output response vector V quantity of disjunctive CNF terms is formed. Every term is line-by-line writing of faults by logical operation "OR", which influence on distortion of output functional signals. Then transformation CNF to DNF by the Boolean algebra is carried out:
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To reduce the obtained set of possible faults the Boolean algebra laws are used:
, it enables to obtain the expression:
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After the reduction a single DNF term is obtained:
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It means that the software functions with error at execution one of the statements {1,2,5} on the rib 5 I .
Really, an error takes place on linear program part that is applied to a rib of the statement sequence 5 I , namely 51 I -execution of subtraction instead of summation.
More exact diagnosis (to within statement) is possible if to use the greater quantity of test points that complicates diagnosis because of necessity to make longer tests. The proposed method enables to analyze software on presence of errors in the code and helps to detect their location. Testing and verification of software is the main problem at programming, and its solving enables to raise software quality and to obviate unforeseen results of its execution. The proposed method is based on representation of software algorithm by the graph structure, where ribs are statement sequences or code fragments, and points are information monitoring points for making of assertions. Creation of minimal quantity of test patterns enables to decrease time of fault detection. At that tests have to cover all possible transactions. Test points quantity has to be minimal and sufficient for diagnosis of given resolution.
Conclusion
The innovative technologies of software testable design, based on effective test development and verification of digital system-on-a-chip components, are considered.
1. The universal model of software and hardware component in the form of directed register transfer and control graph, on which the testable design, test synthesis and analysis problems can be solved, is represented.
2. The technology of software testing and diagnosis on basis of synthesis the graph register transfer models is proposed.
3. The practical importance of proposed methods and models is high interest of the software companies in innovative solutions of the effective software testing and verification problems above.
